ASIC/SoC Functional Design Verification

106,99 €*

Nach dem Kauf zum Download bereit Ein Downloadlink ist wenige Minuten nach dem Kauf im eigenen Benutzerprofil verfügbar.

ISBN/EAN: 9783319594187
This book describes in detail all required technologies and methodologies needed to create a comprehensive, functional design verification strategy and environment to tackle the toughest job of guaranteeing first-pass working silicon.  The author first outlines all of the verification sub-fields at a high level, with just enough depth to allow an engineer to grasp the field before delving into its detail.  He then describes in detail industry standard technologies such as UVM (Universal Verification Methodology), SVA (SystemVerilog Assertions), SFC (SystemVerilog Functional Coverage), CDV (Coverage Driven Verification), Low Power Verification (Unified Power Format UPF), AMS (Analog Mixed Signal) verification, Virtual Platform TLM2.0/ESL (Electronic System Level) methodology, Static Formal Verification, Logic Equivalency Check (LEC), Hardware Acceleration, Hardware Emulation, Hardware/Software Co-verification, Power Performance Area (PPA) analysis on a virtual platform, Reuse Methodology from Algorithm/ESL to RTL, and other overall methodologies.



Ashok Mehta has been working in the ASIC/SoC design and verification field for over 20 years. He started his career at Digital Equipment Corporation (DEC) working as a CPU design engineer. He then worked at Data General, Intel (first Pentium Architecture Verification team) and after a route of couple of startups, worked at Applied Micro and currently at TSMC.

He was a very early adopter of Verilog and participated in Verilog, VHDL, iHDL (Intel HDL) and SDF (standard delay format) technical subcommittees. He has also been a proponent of ESL (Electronic System Level) designs. At TSMC he architected and went into production with two industry standard TSMC ESL Reference Flows that take designs from ESL to RTL while preserving the verification environment for reuse from ESL to RTL.

He holds 14 U.S. Patents in the field of SoC and 3DIC design verification.

He is also the author of Second Edition of the book 'SystemVerilog Assertions and Functional Coverage - A comprehensive guide to languages, methodologies and applications'. Springer (June 2016).

Ashok earned an MSEE from University of Missouri.

In his spare time, he is an amateur photographer and likes to play drums on 70's rock music driving his neighbors up the wall J

Autor: Ashok B. Mehta
EAN: 9783319594187
eBook Format: PDF
Sprache: Englisch
Produktart: eBook
Veröffentlichungsdatum: 28.06.2017
Untertitel: A Comprehensive Guide to Technologies and Methodologies
Kategorie:
Schlagworte: Assertion Based Verifiction Functional hardware verification System-on-Chip design System-on-Chip verification SystemVerilog Assertions SystemVerilog Functional Coverage

0 von 0 Bewertungen

Geben Sie eine Bewertung ab!

Teilen Sie Ihre Erfahrungen mit dem Produkt mit anderen Kunden.


shop display image

Möchten Sie lieber vor Ort einkaufen?

Haben Sie weiterführende Fragen zu diesem Buch oder anderen Produkten? Oder möchten Sie einfach doch lieber in der Buchhandlung stöbern? Wir sind gern persönlich für Sie da und beraten Sie auch telefonisch.

Bergische Buchhandlung R. Schmitz
Wetterauer Str. 6
42897 Remscheid-Lennep
Telefon: 02191/668255

Mo – Fr10:00 – 18:00 UhrSa09:00 – 13:00 Uhr